Nov o 9 2007

1DP-1449 (Based on Form PTO-1449)

PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)

Sheet 1 of 1

ATTORNEY DOCKET No.	SERIAL NO.
MP0039.C1	10/786,010
APPLICANT	
Pierte Roo	
FILING DATE	GROUP
2/26/2004	2618

U.S. PATENT DOCUMENTS							
Ref. Desig.	Examiner's Initials	Document Number	Date	Name	Class/ Subclass	(If appropriate) Filing Date	
1.	G	6,606,489 B2	8/2003	Razavi et al	~		
2.	9	6,870,881	3/2005	He, Runsheng			

FORE	IGN PATEN	IT DOCUMENTS	3				
Ref. Desig.	Examiner's Initials	Document Number	Date	Country	Class/ Subclass	Translati Yes	on No
1.						1,00	

OTHE	R DOCUME	NTS (including Author, Title, Date, Pertinent Pages, etc.)
Ref. Desig.	Examiner's Initials	
1.	A	Stonick et al; "An Adaptive PAM-4 5-Gb/s Backplane Transceiver in 0.25-um CMOS; IEEE Journal of Solid-State Circuits, Vol. 38, No. 3, March 2003; pp. 436-443

Examiner:

Date Considered: 2

115/08

EXAMINER: Please initial if ofiation considered, whether or not citation is in conformance with MPEP 609! Draw line through citation if not in conformance and not confidered. Include copy of this form with next communication to applicant.

1AN 0 4 2008

HDP-1449 (Based on Form PTO-1449)

PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)

Sheet 1 of 1

ATTORNEY DOCKET NO.	SERIAL NO.
MP0039.C1	10/786,010
APPLICANT	
Pierte Roo	
FILING DATE	GROUP
2/26/2004	2618

U.S. P	ATENT DO	CUMENTS				
Ref. Desig.	Examiner's Initials	Document Number	Date	Name	Class/ Subclass	(If appropriate) Filing Date
1.	0	6,975,674	12/2005	Phanse et al.	375/219	

FORE	FOREIGN PATENT DOCUMENTS							
Ref. Desig.	Examiner's Initials	Document Number	Date	Country .	Class/ Subclass	Translatio Yes	n No	
1.								

OTHER DOCUMENTS (including Author, Title, Date, Pertinent Pages, etc.)					
Ref. Desig.	Examiner's Initials				
1.					

Examiner:

Date Considered:

2/15/08

EXAMINER: Please initial if glation considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

FEB 08

DP-1449 (Based on Form PTO-1449)

PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)

Sheet 1 of 5

ATTORNEY DOCKET No.	SERIAL NO.
MP0039.C1	10/786,010
APPLICANT	
Pierte Roo	
FILING DATE	GROUP
2/26/2004	2618

U.S. PATENT DOCUMENTS							
Ref. Desig.	Examiner's Initials	Document Number	Date	Name	Class/ Subclass	(If appropriate) Filing Date	
1.	01	6,201,841	03/2001	Iwamatsu et al.	_		
2.	9	6,576,746 B2	06/2003	McBride et al.			
3.	A	6,606,489 B2	08/2003	Razavi et al.			
4.	9	6,744,931	06/2004	Komiya et al.	_		
5.	9	6,870,881	03/2005	He, Runsheng	_	,	
6.	é	6,975,674	12/2005	Phanse et al.	375/219		

FORE	IGN PATEN	IT DOCUMENTS	3				•
Ref. Desig.	Examiner's Initials	Document Number	Date	Country	Class/ Subclass	Translation Yes	No
1.							

OTHE	R DOCUME	NTS (including Author, Title, Date, Pertinent Pages, etc.)
Ref. Desig.	Examiner's Initials	
1.	01	Azadet, Kamran and Nicole, Chris; "Low-Power Equalizer Architectures for High-Speed Modems"; October 1998; pages 118-126
2.	21	Chien et al; "TP 12.4: A 900-MHz Local Oscillator using a DLL-based Frequency Multiplier Technique for PCS Applications"; Journal of IEEE Solid State Circuits; Feb. 2000; pgs. 202-203 and 458
3.	4	Chien; "Low-Noise Local Oscillator Design Techniques using DLL-based Frequency Multiplier for Wireless Applications"; Dissertation; Univ. of Calif., Berkley; Apr. 2000
4.	A	Chien; "Monolithic CMOS Frequency Synthesizer for Cellular Applications"; Solid State Circuits, IEEE Journal of, Vol. 35, Issue 12, Dec. 2000
5.	A	Dally et al; "Digital Systems Engineering"; Cambridge Univ. Press; June 1998; cover and pgs. 390-391

Examiner:

Date Considered:

EXAMINER: Please initial station considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)

Sheet 2 of 5

ATTORNEY DOCKET No.	SERIAL NO.
MP0039.C1	10/786,010
APPLICANT	
Pierte Roo	
FILING DATE	GROUP
2/26/2004	2618

OTHE	R DOCUME	NTS (including Author, Title, Date, Pertinent Pages, etc.)
Ref. Desig.	Examiner's Initials	
6.	01	Dally et al; "High Performance Electrical Signaling"; June 1998
7.	e1	Dehng et al; "A Fast-Lock Mixed-Mode DLL Using a 2-b SAR Algorithm"; IEEE Journal of Solid State Circuits, Vol. 36, No. 10; Oct. 2001; pp. 1464-1471
8.	A	Dehng et al; "Clock-Deskaw Buffer Using a SAR-Controlled Delay-Locked Loop";IEEE Journal of Solid State Circuits; Nov. 2002; Vol. 35, No. 8; pp.1128-1136.
9.	21	Farjad-rad, et al; "4.5 A 0.2-2GHz 12mW Multiplying DLL for Low-Jitter Clock Synthesis in Highly Integrated Data Communication Chip"; 2002; 8 pgs. IEEE - ISSCC - Jan. 2000
10.	=1	Garlepp et al; "A Portable Digital DLL Architecture for CMOS Interface Circuits", Feb. 1998 Symposium on VLSI Circuits, Digest of Technical Papers, pp. 214-215
11.	d	Gotoh et al; "All-Digital Multi-Phase Delay Locked Loop for Internal Timing Generation in Embedded and/or High-Speed DRAMS"; IEEE Symposium on VLSI Circuits, Feb. 1997
12.	-01	Gray et al, "Analysis and Design of Analog Integrated Circuits", 04/09/2001; Fourth Edition, pp. 217-221.
13.	1	Gray et al; "Analysis and Design of Analog Integrated Circuits", 04/09/2001; pp. 270 and 274.
14.	1	He et al; "A DSP Receiver for 1000 Base-T PHY"; IEE Solid State Circuits Conf. 2001, Digest of Tech Papers; IEEE Journal of Solid State Circuits, Feb. 2001
15.		Heliums et al; "An ADSL Integrated Active Hybrid Circuit"; Aug. 7, 2002
16.	1	Hellwarth et al; "Digital-to-analog Converter having Common-mode Isolation and Differential Output"; IBM Journal of Research & Development; Jan. 1973
17.	=1	IEEE Standards 802.3ab-2002, "Part 3: Carrier sense multiple access with collision detection (CSMA/CD) access method and physical layer specifications"; March 8, 2002; pp. 147-249
18.	a	Johnson et al; "THAM 11.2: A Variable Delay Line Phase Locked Loop for CPU-Coprocessor Synchronization"; IEEE Solid State Circuits Conf., Feb. 1988; pp. 142-143; 334-335.
19.	1	Kelly, N. Patrick et al; "WA 18.5 - A Mixed-Signal DFE/FFE Receiver for 100Base-TX Applications", ISSCC 2000/Session 18/Wireline Communications/Paper WA 18.5, 2000 IEEE Int'l. Solid-State Circuits Conf., Feb. 7, 2000; pp. 310-311.
20.	21	Kim et al; "A Low-Power Small-Area 7.28-ps-Jitter 1-GHz DLL-Based Clock Generator"; IEEE Journal of Solid State Circuits; Nov. 2002; Vol. 37, No. 11; Pgs. 1414-1420

		1					i				
Examiner:	4			Date Co	onsidered:	2		15/0	08		
			W				$\overline{}$			 	-

EXAMINER: Please initial if citation considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)

Sheet 3 of 5

ATTORNEY DOCKET No.	SERIAL NO.
MP0039.C1	10/786,010
APPLICANT	
Pierte Roo	
FILING DATE	GROUP
2/26/2004	2618

OTHE	R DOCUME	ENTS (including Author, Title, Date, Pertinent Pages, etc.)
Ref. Desig.	Examiner's Initials	
21.	=1	Kim et al; "PLL/DLL System Noise Analysis for Low Jitter Clock Synthesizer Design"; 1994 IEEE Symposium on Circuits and Systems; May 1994; pp. 31-34
22.	1	Lin et al; "A 10-b, 500-Msample/s CMOS DAC in 0.6mm2"; IEEE; Dec. 1996; 11 pgs.
23.	01	Lin et al; "A Register-Controller Symmetrical DLL for Double-Data-Rate DRAM"; IEEE Journal Solid State Circuits; April 1999; pp. 565-568
24.	4	Lin et al; "TP 12.5: A 1.4 GHz Differential Low-Noise CMOS Frequency Synthesizer using a Wideband PLL Architecture"; Feb. 2000; pp. 204-205 and 458
25.	d	Linear Technology, "High Speed Modem Solutions", InfoCard 20, Linear Technology Corporation; www.linear-tech.com; LT/TP 0500 4X; Apr. 1997
26.	9	Linear Technology, LT1355/LT1356, Dual and Quad 12MHz, 400V/us Op Amps, Linear Technology Corporation, pp. 1-16; Apr. 1994
27.	0	Linear Technology, LT1358/LT1359, Dual and Quad 25MHz, 600V/us Op Amps, Linear Technology Corporation, pp. 1-12; Apr. 1994
28.	9	Linear Technology, LT1361/LT1362, Dual and Quad 50MHz, 800V/us Op Amps, Linear Technology Corporation, pp. 1-12; Apr. 1994
29.	9	Linear Technology, LT1364/LT1365, Dual and Quad 70MHz, 1000V/us Op Amps, Linear Technology Corporation, pp. 1-12; Apr. 1994
30.	9	Linear Technology, LT1813/LT1814, Dual and Quad 3mA, 100MHz, 750V/us Op Amps, Linear Technology Corporation, pp. 1-16; Feb. 2001.
31.	M	Maneatis, John G.; "FA 8.1: Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques; Nov. 1996; pp.1723-1732
32.	0	Mano; "Digital Logic and Computer Design"; Prentice Hall; copyright Jan. 1979; 627 pgs.
33.	21	Millman et al; "Pulse, Digital, and Switching Waveforms"; June 1965; pp. 674-675
34.	01	Munshi et al; "Adaptive Impedance Matching"; Dec. 1999; pp. 69-72
35.	4	Rao, Sailesh; Short Course: Local Area Networks, International Solid State Circuits Conference; Sailesh Rao; Outline Implementing Gigabit Ethernet Over Cat-5 Twisted-Pair Cabling; Jack Kenny; Signal Processing and Detection in Gigabit Ethernet; Feb. 1999; 3 pages

	 2	<u>. </u>	
Examiner:		1/	Date Considered: 8/15/05
	$\neg r$		

EXAMINER: Please initial incitation considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)

Sheet 4 of 5

ATTORNEY DOCKET No.	SERIAL NO.	_
MP0039.C1	10/786,010	
APPLICANT		_
Pierte Roo		
FILING DATE	GROUP	_
2/26/2004	2618	

OTHE	R DOCUME	NTS (including Author, Title, Date, Pertinent Pages, etc.)
Ref. Desig.	Examiner's Initials	
36.	9	Rao, Sailesh; Short Course: Local Area Networks, International Solid State Circuits Conference; Sailesh Rao; Outline Implementing Gigabit Ethernet Over Cat-5 Twisted-Pair Cabling; Jack Kenny; Signal Processing and Detection in Gigabit Ethernet; Feb. 1999; 3 pages.
3 7.	01	Razavi; "Principles of Data Conversion System Design"; Textbook IEEE Press; Jan. 1995; 139 pages.
38.	=1	Roo et al; "A CMOS Transceiver Analog Front-end for Gigabit Ethernet over Cat-5 Cables"; Solid State Circuits Conf., Feb. 5, 2001, Digest of Technical Papers; Journal of IEEE Solid State Circuits, Feb. 2001
39.	21	Shoael et al; "A 3V Low Power 0.25µm CMOS 100Mb/s Receiver for Fast Ethernet"; May 6, 2001
40.	01	Shoval et al; "WA 18.7 - A Combined 10/125 Mbaud Twisted-Pair Line Driver with Programmable Performance/Power Features"; IEEE Int'l. Solid State Circuit Conf. Feb. 2000; Solid State Circuits, IEEE Journal of, Vol. 35, Issue 12, Nov. 2000; pp. 314-315
41.	el	Song; "Dual Mode Transmitter with Adaptively Controlled Slew Rate and Impedance Supporting Wide Range Data Rates"; ASIC/SOC Conf., Sept. 9-12, 2001
42.	M	Sonntag et al; "FAM: 11.5: A Monolithic CMOS 10MHz DPLL for Burse-Mode"; IEEE Solid State Circuits Conf.; Feb. 1990
43.	1	Techdictionary.com definition of decoder, Link: http://www.techdictionary.com; Dec. 2005; 1 page
44.	21	The Authoritative Dictionary of IEEE Standards Terms, 7th Edition; July 2000; page 280
45.	~1	Uda et al; "125Mbit/s Fiber Optic Transmitter/Receiver with Duplex Connector", Fiber Optic Communications Development Div., NEC Corporation, NEC Engineering, Ltd., Fiber and Integrated Optics, Vol. 5, Issue 3; Jan. 1985 (and English Language Translation)
46.	4	University of Pennsylvania CSE Digital Logic Lab re decoders. Link: http://www.cse,dmu.ac.uk/~sexton/WWW/Pages/cs2.html; Dec. 2005; 3 pages
47.	21	Van de Plassche; "Integrated Analog-to-Digital and Digital-to-Analog Converters - Chapter 6"; Boston: Clower Academic Publishers; May 1994; pp. 211-271
48.	9	Weigandt et al; "Analysis of Timing Jitters in CMOS Ring Oscillators"; IEEE Symposium on Circuits and Systems; May 1994; pp. 27-30
49.	9	Yamaguchi et al; "400Mbit/s Submarine Optical Repeater Using Integrated Circuits", Fujitsu Laboratories Ltd.; Jan. 1986 (and English Language Translation)

		1	/ /			
Examiner:	79	1 //		Date Considered: 2	115/	op

EXAMINER: Please initial if citation considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

PATENT AND TRADEMARK OFFICE INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)

Sheet 5 of 5

ATTORNEY DOCKET No.	SERIAL NO.					
MP0039.C1	10/786,010					
APPLICANT						
Pierte Roo						
FILING DATE	GROUP					
2/26/2004	2618					

OTHER DOCUMENTS (including Author, Title, Date, Pertinent Pages, etc.)						
Ref. Desig.	Examiner's Initials					
50.	4	Stonick et al; "An Adaptive PAM-4 5-Gb/s Backplane Transceiver in 0.25-um CMOS; IEEE Journal of Solid State Circuits, Vol. 38, No. 3, March 2003; pp. 436-443.				

Examiner:

Date Considered: 2

15/08

EXAMINER: Please initial of citation considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.